

FIG. 1a




FIG. 1b

FIG. 2 is a block diagram of a system for motion compensation. The system includes an input from an IQ unit, a 1D IDCT block, a transport/storage unit, and an output to a motion compensation unit.




FIG. 2

305




FIG. 3




FIG. 4




FIG. 5

FIG. 6 is a block diagram of a Data Loader 505, which is configured to load data into a memory array 500. The Data Loader 505 is connected to a memory array 500, which is organized into rows and columns. The Data Loader 505 is configured to load data into the memory array 500 in a row-major order, starting from the top-left corner and moving horizontally across each row before moving vertically to the next row. The Data Loader 505 is configured to load data into the memory array 500 in a row-major order, starting from the top-left corner and moving horizontally across each row before moving vertically to the next row.

Data Loader 505

(y2 and y6)/y1/y5/y3/y7




FIG. 6




FIG. 7





[illegible]

FIG. 8b




FIG. 9




FIG. 10






FIG. 12a

FIG. 12b is a block diagram of an IDCT algorithm unit 140. The unit 140 receives two inputs: "addterm/'0'" and "multiplyterm/'0'". The unit 140 outputs two signals: X(new) and X(TrAM). The X(TrAM) signal is connected to a TRAM 960, which is a 10x10 grid. The TRAM 960 is divided into two sections: a 10x5 grid on the left and a 10x5 grid on the right. The right section is highlighted with a thick border. The TRAM 960 is also connected to a 705(1)-705(8) block, which is a 10x8 grid. The 705(1)-705(8) block is divided into two sections: a 10x4 grid on the left and a 10x4 grid on the right. The right section is highlighted with a thick border. The 705(1)-705(8) block is connected to a 710 block, which is a 10x8 grid. The 710 block is divided into two sections: a 10x4 grid on the left and a 10x4 grid on the right. The right section is highlighted with a thick border. The 710 block is connected to a 701 block, which is a 10x8 grid. The 701 block is divided into two sections: a 10x4 grid on the left and a 10x4 grid on the right. The right section is highlighted with a thick border. The 701 block is connected to a 700 block, which is a 10x8 grid. The 700 block is divided into two sections: a 10x4 grid on the left and a 10x4 grid on the right. The right section is highlighted with a thick border. The 700 block is connected to a 700 block, which is a 10x8 grid. The 700 block is divided into two sections: a 10x4 grid on the left and a 10x4 grid on the right. The right section is highlighted with a thick border.




FIG. 12b

FIG. 12c




FIG. 12c






FIG. 12d

FIG. 12e is a block diagram of a system 140 for processing a video signal. The system 140 includes a video input 142, a video processing unit 144, and a video output 146. The video processing unit 144 includes a video decoder 148, a video processor 150, and a video encoder 152. The video decoder 148 receives the video input 142 and outputs a video signal to the video processor 150. The video processor 150 processes the video signal and outputs a video signal to the video encoder 152. The video encoder 152 outputs the video signal to the video output 146.




FIG. 12e

